Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)
Electrical Engineering Department
Session: 2025-2026
Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Semester: 3rd** **Room no. 213** **Total Load: 38 Hours**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY	ECN JK	Maths-III DK	EDC SJ	ECN (T) G1 JK EM-I (T) G2 SD (202)	L	EM-I Lab (G1) SD 201			
						EDC Lab (G2) SJ 202		Elec. Workshop (G2) PC. 202	
TUESDAY	ECN JK	Maths-III DK	IC SSB	EM-I (T) G1 SD (202) ECN (T) G2 JK	U	EDC Lab (G1) SJ 202		Elec. Workshop (G1) PC. 202	
						EM-I Lab (G2) SD 201			
WEDNESDAY	ECN JK	GEP RK	Maths-III DK	IC SSB	N		EM-I SD		
THURSDAY	EDC SJ	EM-I SD	Personality Development (PDP)	IC SSB	C		GEP RK		
FRIDAY	EM-I SD	GEP RK	EDC SJ	Library	H				

JK = Dr. Jagdish Kumar, PC = Sh. Puneet Chawla, SSB = Dr. Shyam Sunder Bansal, SD = Ms. Sita Devi, SJ = Ms. Shivani Jindal,
RK = Sh. Raman Kamboj, DK = Sh. Deepak Kumar

13/8/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)

Electrical Engineering Department

Session: 2025-2026

Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Semester: 5th** **Room no. 221** **Total Load: 39 Hours**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY	EEM PC	CS -I RK	Personality Development (PDP)	µP & µC SJ	L	APE&D (G1) RS 114		APE&D (G2) RK 114	
						IT-I (G2) Sanjay, 212			
TUESDAY	FOM Combined with ECE+ME SJ	CS -I RK	Library	µP & µC SJ	U	IT-I (G1) Sanjay, 212			
WEDNESDAY	APE& D RS	µP & µC SJ	Library PC	Python Prog. VK	N			CS-T (T) G1 RK	
				ICE MY					
THURSDAY	EEM PC	CS -I RK	APE& D RS	Python Prog. VK	C			CS-T (T) G2 RK	
				ICE MY					
FRIDAY	FOM Combined with ECE+ME SJ	EEM PC	APE& D RS	Python Prog. VK	H	CS-I Lab (G1) 201 RK		µP & µC Lab (G1) 202 SJ	
				ICE MY		µP & µC Lab (G2) 202 SJ		CS-I Lab (G2) RK	

PC = Sh. Puneet Chawla, RS = Ms. Ruby Sathiala, SJ = Ms. Shivani Jindal, RK = Sh. Raman Kamboj, VK = Dr. Vidhu Kiran, MY – Ms. Menka

12/9/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Head (Electrical Engg.)
CDL State Institute of
Engg. & Tech
Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)

Electrical Engineering Department

Session: 2025-2026

Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Semester: 7th** **Room no. 222** **Total Load: 45 Hours**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY	UEE SD	PSOC PC	EMA Sanjay	Intro. to Cloud Computing	L	Minor Project (G1) RK, 222		RE Lab (G1) RK 222	
						Minor Project (G2) JK, 222			
TUESDAY	EMA Sanjay	UEE SD	PSOC PC	Library	U	Minor Project (G1) RK, 222			
						PSOC (T) (G2) PC	PSOC (T) (G1) PC	RE Lab (G2) RK 222	
WEDNESDAY	PDS Sanjay	Intro. to Cloud Computing	UEE SD	PDS Sanjay	N	Minor Project (G1) PC 222			
						IT-II (G2) SJ, 212			
THURSDAY	Intro. to Cloud Computing	PSOC PC	EMA Sanjay	PDS Sanjay	C	IT-II (G1) SJ, 212			
						Minor Project (G2), SD 222			
FRIDAY					H				

JK = Dr. Jagdish Kumar, PC = Sh. Puneet Chawla, SD = Ms. Sita Devi, RS = Ms. Ruby Sathiala, SJ = Ms. Shivani Jindal, RK = Sh. Raman Kamboj.

13/8/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Head (Electrical Engg.)
CDL State Institute of
Engg. & Tech
Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)
Electrical Engineering Department
Session: 2025-2026
Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Lab. Room No. 201**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY					L	EM-I Lab (G1), 3rd Sem. EE, SD			
TUESDAY					U	EM-I Lab (G2), 3rd Sem. EE, SD			
WEDNESDAY					N				
THURSDAY					C				
FRIDAY					H	CS-I Lab (G1) 5th Sem. EE RK		CS-I Lab (G2) 5th Sem. EE, RK	

SD = Ms. Sita Devi, RK = Sh. Raman Kamboj

13/8/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)

Electrical Engineering Department

Session: 2025-2026

Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Lab. Room No. 202**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY					L	EDC Lab (G2), 3rd Sem EE, SJ		Elec. Workshop (G2) 3rd Sem. EE, PC	
TUESDAY					U	EDC Lab (G1), 3rd Sem EE, SJ		Elec. Workshop (G1) 3rd Sem. EE, PC	
WEDNESDAY					N				
THURSDAY					C				
FRIDAY					H	µP & µC Lab (G2), 5th Sem. EE, SJ		µP & µC Lab (G1), 5th Sem. EE, SJ	

PC = Sh. Puneet Chawla, SJ = Ms. Shivani Jindal

3/8/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

CDL State Institute of Engg. & Tech Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)

Electrical Engineering Department

Session: 2025-2026

Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Lab. Room No. 114**

LECTURE	1	2	3	4		5	6	7	8
DAY	09:00-09:55	09:55-10:50	10:50-11:45	11:45-12:40	12:40-01:20	01:20-02:15	02:15-03:10	03:10-04:05	04:05-05:00
MONDAY					L	APE&D (G1) 5th Sem. EE, RS		APE&D (G2) 5th Sem. EE, RS	
TUESDAY					U	BEE (T) 1st Sem (G1). EE, RS	BEE Lab 1st Sem. EE (G1) RS		
WEDNESDAY					N	BEE (T) 1st Sem. ME, RS	BEE Lab 1st Sem. ME RS		
THURSDAY					C	BEE (T) 1st Sem (G2). EE, RS	BEE Lab 1st Sem. EE (G2) RS		
FRIDAY					H	BEE (T) 1st Sem ECE+FT, RS	BEE Lab 1st Sem. ECE+FT RS		

RS = Ms. Ruby Sathiala

1/3/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Head (Electrical Engg.)
CDL State Institute of
Engg. & Tech
Panniwala Mota (Sirsa)

Ch. Devi Lal State Institute of Engineering & Technology, Panniwala Mota (Sirsa)

Electrical Engineering Department

Session: 2025-2026

Time Table: ODD Semester (2025-2026)

Branch: Electrical Engineering **Lab. Room No. 212**

Day/ Lecture	1 09:00-09:55	2 09:55-10:50	3 10:50-11:45	4 11:45-12:40	 12:40-1:20	5 1:20-02:15	6 02:15-03:10	7 03:10-04:05	8 04:05-05:00
Monday	EEM 5th Sem. EE, PC	PSOC 7th Sem. EE, PC			L	IT-I (G2), 5th Sem EE, Sanjay			
Tuesday			PSOC 7th Sem. EE, PC		U	IT-I (G1), 5th Sem EE, Sanjay			
Wednesday					N	IT-II (G2), 7th Sem EE, SJ			
Thursday	EEM 5th Sem. EE, PC	PSOC 7th Sem. EE, PC			C	IT-II (G1), 7th Sem EE, SJ			
Friday		EEM 5th Sem. EE, PC			H				

PC = Sh. Puneet Chawla, SJ = Ms. Shivani Jindal

3/8/25

Head (Electrical Engg.)
CDL State Institute of Engg. & Tech.
Panniwala Mota (Sirsa)

Head (ElectricalEngg.)
CDL State Institute of
Engg. & Tech
Panniwala Mota (Sirsa)